

Arguments for The NOI Nanotransistor Affiliation to The FETs Family

Cristian RAVARIU, Adrian RUSU

“Politehnica” University of Bucharest, ETTI, DCAE, Bucharest, Romania
E-mail: cristir@mca.pub.ro, adrianr@mca.pub.ro

Abstract. Among the nanodevices, the vacuum nanotransistors are intensively studied in the last decade. A recent novel device was proposed as the NOI - Nothing On Insulator - nanotransistor, inspired from ultrathin SOI devices. Therefore, this new device preserves some properties from the SOI structures. Obviously, the NOI nanotransistor is a vacuum tunnel device among the vacuum field emission devices. But the main target, in this paper, is to prove that its particularity comes from affiliation to the FETs family, monitoring the gate-control on the drain current. The drain current is activated by the V_{DS} voltage under tunneling conditions. But the gate terminal modulates the carriers concentration and consequently the drain current flow, accordingly with its inherent included SOI structure. Also, a new model parameter comes to complete the NOI theory. The third order derivative was used for the extraction of a threshold drain-source voltage that splits the work domain in two conduction regions.

Keywords: SOI devices, Field Effect Transistors, modeling, simulation.

1. Introduction

The NOI nanotransistor architecture was inspired from a real sub-10 nm undulated poly-silicon film that produced a special SOI device, [1–3].

The structure was firstly modified as a SOI-MOSFET nanotransistor, with a thinner film in the device body, [4]. In this way, two 7 nm thickness n-wells, representing the source and drain regions, were connected by a 1 nm thickness p-type semiconductor, representing the transistor body. This middle film can be thinned up to few

atomic layers, achieving a limit SOI structure, [5]. In these devices with a cavity above the transistor body, the conduction between Source and Drain occurs through the solid-state ultra-thin p-type body – as a MOS current and through vacuum – as a tunnel current. The next step is the completely removing of the middle layer, obtaining “*Nothing On Insulator*” transistor that was firstly proposed, due to its relationships with SOI devices, [6–10]. The “NOI” acronym was elected as a mirror term to the “SON” acronym – Silicon On Nothing, [11]. Now the “Nothing” region ensures the entire Source-Drain conduction, via the tunnel current, being the NOI nanotransistor *body*, Fig. 1.




Fig.1. The NOI nanostructure with the explicit x_{n+} , y_{n+} , z_{n+} , d notations.

2. Analytical model for $I_D - V_{DS}$

The starting sizes for the Si- n^+ well were unrealistic in a prior study, [12, 13]. Therefore, the actual Si islands sizes are risen, but maintained sub-10 nm: $x_{n+} = 3$ nm, $y_{n+} = 10$ nm, $z_{n+} = 10$ nm and $d = 3$ nm. The doping concentration, N_D was also increased up to $5 \times 10^{20} \text{cm}^{-3}$ that means *150 impurities / n^+ -island volume*. The maximum depleted film width in the Si- n^+ regions is ~ 2 nm, [14]. So, the source and drain regions with 10 nm Si-structure are SOI partially-depleted structures with clear limit conditions.

The current flow on the longitudinal direction, I_D is ensured by the Drain-Source voltage, V_{DS} . Due to the electrons tunneling through a triangle potential barrier with the height equal with the electrons affinity from semiconductor to vacuum, χ_s , the drain current is:

$$I_D(V_{DS}) = A \cdot V_{dsT} V_{DS} \cdot \exp\left(-\frac{B}{V_{DS}}\right) \quad (1)$$

where A, B are constants depending on χ_s and geometrical sizes of NOI-FET, [12], V_{DS} is the drain-source voltage and V_{dsT} is a constant model parameter, named threshold drain-source voltage. The proposed model (1) is an approximation of a physical model, previously presented, [12].

The new model (1) is acceptable in the V_{dsT} vicinity. The target of the approximated model (1) is to offer a function with oblique asymptotes.

The simulated output characteristics, $I_D - V_{DS}$, at $V_{GS} = 0.6$ V and $V_{GS} = 1$ V, seem to present a sub-threshold conduction for $V_{DS} < 4$ V, Fig. 2, black curves. Here, the NOI-FET transistor seems to present a drain-source threshold voltage.




Fig. 2. The simulated characteristics for the NOI-FET, $V_G = 0.6$ V and 1 V in black lines at the left side and the third order derivative values in the right side.

A valuable tool in order to characterize a non-linear conduction and to extract an accurate threshold point is the *Non-Linear Electrical Conduction Theorem NECT*, [6]. Accordingly with this theorem: for any nonlinear electrical conduction function with asymptotic behaviors at $\pm\infty$, there is at least, a point where the third order derivative gets zero value. The zeroing values have a “threshold” value meaning.

The threshold voltage V_{dsT} can be extracted now by numerical derivative of the simulated $I_D - V_{DS}$ curves by Origin, Fig. 2, curves in red. The value $V_{dsT} \approx 6.4$ V results from the I_D''' interception with the horizontal axis. This parameter is a starting point in the device comprehension and represents a certain boundary between a weak and strong conduction for the $I_D - V_{DS}$ characteristics.

3. The carriers concentration dependence on V_{GS}

The goal of this paragraph is to solve the Poisson's equation in non-depletion approximation for the n^+ -film. In a previous work, the Poisson equation was integrated for a 50 nm SOI film, in the depletion approximation, [15]. The analytical argument for the NOI structure affiliation to the FETs class results from the sensitivity in trans-conductance terms.

The energetic diagram from the Fig. 3 is associated with the Source / n^+ -Island (film) / Oxide support / Gate segment of structure. The notations are: E_F – the Fermi level energy in film, E_i – the middle energy in the forbidden band that is the reference level in the neutral n^+ -film, Φ_F – the Fermi potential, V_S/V_G – the applied Source/Gate biases, V – is the potential at x coordinate, $\beta = q/(kT)$ – the reverse thermal voltage, x – the spatial coordinate, $\varepsilon_{Si/ox}$ – the dielectric permittivity of Si/oxide, q – the elementary electrical charge, n_i – the intrinsic carriers concentration. The Poisson's equation in film can be written as:

$$\frac{d^2V}{dx^2} = -\frac{qn_i}{\varepsilon_{si}} \left[e^{-\beta(V+\Phi_F)} - e^{\beta(V+\Phi_F)} + e^{\beta\Phi_F} \right]. \quad (2)$$




Fig. 3. Energetic diagram for the n^+ -film on Oxide.

Considering the variable changing: $-\mathcal{E} = dV/dx$, where \mathcal{E} is the electric field. The general solution yields after a first integration. The limit conditions $\mathcal{E}(0) = 0$, $V(0) = V_S = 0$ provide the electric field expressions versus the film potential V .

Because the oxide doesn't contain electrical charges in this analysis, a constant value of the electric field in oxide occurs. From the conservation of the normal electric induction component at $x = x_2$, $\varepsilon_{Si} \cdot \mathcal{E}_{Si}(x_2) = \varepsilon_{ox} \mathcal{E}_{ox}(x_2)$ and replacing the electric

field from Si at $x = x_2$, a specific relationship between V_G and f_S is obtained for $V_S = 0$:

$$V_G = f_S + \frac{x_{ox}}{\varepsilon_{ox}} \sqrt{\frac{2\varepsilon_{si}qN_D}{\beta}} \left[(e^{-\beta f_S} - 1) \cdot \frac{n_i^2}{N_D^2} + (e^{\beta f_S} - 1) - \beta f_S \right]^{1/2}, \quad (3)$$

where $V(x_2)$ was notated by f_S and x_{ox} is the oxide thickness, N_D is doping concentration.

For a higher positive V_G , a higher f_S results and a higher electrons accumulation occurs:

$$n = n_i \cdot \left[e^{\beta(f_S + \Phi_F)} \right]. \quad (4)$$

The electrons charge elevation in the n^+ -island represents a higher electric charge reservoir available for tunneling. Hence, this theoretical approach proves the carriers charge modulation by the gate-voltage V_G , as in the FETs cases.

Figure 4 presents the $f_S(V_G)$ dependence for $x_{ox} = 100$ nm and different doping concentrations.

Obviously, a thinner oxide support provides a larger range for f_S when V_G varies. From the transconductance point of view a thinner oxide is preferable, but from the breakdown point of view its thickness must be increased up to 100 nm.

Figure 4 reveals also another aspect: a higher doping concentration in the n^+ -film is a deceptive selection. If $N_D = 2 \times 10^{21} \text{ cm}^{-3}$, that means ~ 800 electrons / n^+ -film available for tunneling, seems to be more comfortable instead ~ 150 electrons if $N_D = 5 \times 10^{20} \text{ cm}^{-3}$. But this is true only at $V_G = 0$ V. The accumulation process becomes more sensitive with the gate voltage at lower doping concentrations, Fig. 4.




Fig. 4. The $f_S - V_G$ dependence at distinct N_D .

4. Simulations results

Usually the simulations help for a macro-model establishing, [16–19]. The analytical models are completed with Atlas simulations to emphasize the gate and drain control on the I_D current. These voltages produce a non-uniform electrons concentration in the source and drain n^+ -films.




Fig. 5. Electrons concentration in the source and drain region at: (a) $V_{DS} = 0.3$ V and $V_{GS} = 3$ V; (b) $V_{DS} = 4$ V and $V_{GS} = 5$ V.

Both for Fig. 5 and Fig. 6, the simulated NOI-FET structure has the architecture like in Fig. 1 and the parameters from Section 2: $x_{n^+} = 3$ nm, $y_{n^+} = 10$ nm, $z_{n^+} = 10$ nm, $d = 3$ nm, $x_{ox} = 100$ nm and $N_D = 5 \times 10^{20}$ cm $^{-3}$. Figure 5a presents the electrons concentration in the source and drain regions, at $V_S = 0$ V, $V_D = 0.3$ V, $V_G = 3$ V. The maximum value $n = 7 \times 10^{20}$ cm $^{-3}$ corresponds to an accumulation regime. The drain currents $I_D = I_S = 10^{-17}$ A show a weak conduction and $I_G = 4 \times 10^{-25}$ A ensure the breakdown avoiding. In Fig. 5b the maximum electrons concentration reaches $n = 2 \times 10^{21}$ cm $^{-3}$ in the Source region and $n = 4 \times 10^{20}$ cm $^{-3}$ in the Drain region at $V_S = 0$ V, $V_D = 4$ V, $V_G = 5$ V, for the same structure. Hence, the average electrons concentration is: 2.2×10^{20} cm $^{-3}$, respectively 3.8×10^{20} cm $^{-3}$, for Fig. 5a, Fig. 5b, in a good agreement with the analytical model (4).

Figure 6 presents the Drain and Gate currents versus the applied Gate voltage at $V_{DS} = 4$ V. The currents prove a leakage current through the gate terminal, low enough to consider that the breakdown is still avoided.




Fig. 6. For 100 nm oxide thickness NOI structure, the currents I_D rises with V_G rising, while I_G preserve a leakage value ($I_G = 10^{-24}$ A...1 pA \ll $I_D = 1 \dots 8$ nA).

5. Conclusions

The paper presented some theoretical aspects of a new nanostructure derived from SOI: Nothing On Insulator and brought two arguments in order to demonstrate the NOI device affiliation to the Field Effect Transistors class.

The developed analytical model offers for any others sizes and doping concentrations the potential f_S versus the applied V_G voltage, in all the regimes: accumulation, depletion and inversion. The curves from Fig. 4 represent an analysis example, for NOI structure designing to achieve the maximum variation for the f_S potential at a given V_G variation. In this way, the electrical charge variation at an incident gate stimulus is maximized besides to the drain current range.

The theoretical model was accompanied by numerical simulations of a NOI nanostructure in order to present an optimum transconductance and to avoid the insulator support breakdown.

A new threshold parameter, V_{dsT} , numerically extracted by the third order derivative zeroing, highlights a non-linear conduction – specific for the active devices, as FETs.

Acknowledgments. This work is supported by POSDRU /89/1.5/S/62557, PN2 Idei 449.

References

- [1] MAHAPATRA M., POTT V., IONESCU A.M., *Few electron negative differential resistance NDR device*, Proc. IEEE International Conference Conference Annual of Semiconductors, CAS, Sinaia, Romania, pp. 51–54, 2003.
- [2] RAVARIU C., *An ultimate stage of the ultra-thin SOI-MOSFETs: the Nothing On Insulator Nano-transistor*, Romanian Journal of Information Science and Technology, Vol. **9**, No. 1, pp. 29–41, 2006.
- [3] KLIROS G.S., *A Phenomenological Model for the Quantum Capacitance of Monolayer and Bilayer Graphene Devices*, Romanian Journal of Information Science and Technology, Vol. **13**, No. 4, pp. 332–341, 2010.
- [4] RAVARIU C., RUSU A., PROFIRESCU M., RAVARIU F., *A Nano-Transistor with a Cavity*, Proc IEEE International Conference Nanotech-MSM, Anaheim, USA, Vol. **1**, Chap. 4, pp. 111–114, 2005.
- [5] RAVARIU C., *A NOI nanotransistor*, Proc. IEEE International Conference Annual of Semiconductors, CAS, Sinaia, Romania, pp. 65–68, 2005.
- [6] RAVARIU C., BABARADA F., *Modeling and simulation of special shaped SOI materials for the nanodevices implementation*, Journal of Nanomaterials – Hindawi, DOI:10.1155/2011/792759, Article ID 792759, 11 pages, July 2011.
- [7] POPA C., *Improved Linearity CMOS Multifunctional Structure for VLSI Applications*, Romanian Journal of Information Science and Technology, pp. 157–165, 2007.
- [8] NICULIU T., MANOLESCU A., *Symmetry 4 Intelligent Analog Simulation*, Romanian Acad. Noema J., 2009, **VIII**, pp. 230–250.
- [9] RUSU A., RAVARIU C., RUSU AL., DOBRESCU D., CRACIUN M., COZMA D., *Macro-model and Emulator of the Avalanche Gate-Controlled Diode Working in the Analog Regime*, Romanian Journal of Information Science And Technology, Vol. **13**, No. 4, pp. 389–398, 2010.
- [10] MANOLESCU A., POPA C., *CMOS Differential Structure with Improved Linearity and Increased Frequency Response*, Revue Roumaine des Sciences Techniques, 2010.
- [11] PRETET J., MONFRAY S., CRISTOLOVEANU S., SKOTNICKI T., *Silicon On Nothing MOSFETs: performance, short channels effects and back gate coupling*, IEEE Trans. Electron Devices, Vol. **51**, No. 2, pp. 240–245, 2004.
- [12] RAVARIU C., *The implementation methodology of the real effects in a NOI nanostructure, aided by simulation and modelling*, Journal of Simulation Modeling, Practice and Theory, Vol. **18**, Issue 9, Oct. 2010, pp. 1274–1285.
- [13] RAVARIU C., ALECU G., RAVARIU F., *The experimental estimation of the illumination generation rate in a nano-SOI film, Section4 Semiconductors*, Journal of Optoelectronics and Advanced Materials, Vol. **8**, No. 2, April. 2006, pp. 593–596.
- [14] RAVARIU C., RUSU A., RAVARIU F., *Interface electric charge modeling and characterization with $\langle \delta \rangle$ -distribution generator strings in thin SOI films*, Microelectronics Elsevier Journal, Vol. **37**, No. 3, pp. 943–947, 2006.

- [15] RAVARIU C., BABARADA F., RUSU A., RAVARIU F., *More accurate models of the interfaces oxide ultra-thin SOI films*, Journal of Applied Physics, Vol. **893**, pp. 3–4, April 10, 2007.
- [16] DASCĂLU M., ȘTEFAN GH., ZAFIU A., *Multi-level Simulator for Artificial Societies*, Romanian Journal of Information Science and Technology, Vol. **12**, No. 4, pp. 466–484, 2009.
- [17] ANDRIESEI C., GORAS L., TEMCAMANI F., DELACRESSONNIÈRE B., *Wide Tuning Range Active RF Bandpass Filter with MOS Varactors*, Romanian Journal of Information Science and Technology, Vol. **12**, No. 4, 2009, pp. 485–495.
- [18] LECOINTRE A., DRAGOMIRESCU D., PLANA R., *Channel Capacity Limitations versus Hardware Implementation for UWB Impulse Radio Communications*, Romanian Journal of Information Science and Technology, Vol. **12**, No. 2, 2009, pp. 339–353.
- [19] VOICU R., MÜLLER R., EFTIME L., TIBEICA C., *Design Study for An Electro-Thermally Actuator for Micromanipulation*, Romanian Journal of Information Science and Technology, Vol. **12**, No. 2, 2009, pp. 402–409.